Use of an epitaxial conducting template has enabled the integration of epitaxial ferroelectric perovskites on silicon. The conducting template layer, La x Sr 1Ϫx TiO 3 ͑LSTO͒, deposited onto ͑001͒ silicon wafers by molecular-beam epitaxy is then used to seed ͕001͖-oriented epitaxial perovskite layers. We illustrate the viability of this approach using PbZr 0.4 Ti 0.6 O 3 ͑PZT͒ as the ferroelectric layer contacted with conducting perovskite La 0.5 Sr 0.5 CoO 3 ͑LSCO͒ electrodes. An important innovation that further facilitates this approach is the use of a low-temperature ͑450°C͒ sol-gel process to crystallize the entire ferroelectric stack. Both transmission electron microscopy and x-ray diffraction analysis indicate the LSCO/PZT/LSCO/LSTO/Si heterostructures are epitaxial. The electrical response of ferroelectric capacitors ͑for pulse widths down to 1 s͒ measured via the underlying silicon substrate is identical to measurements made using conventional capacitive coupling method, indicating the viability of this approach.
Use of an epitaxial conducting template has enabled the integration of epitaxial ferroelectric perovskites on silicon. The conducting template layer, La x Sr 1Ϫx TiO 3 ͑LSTO͒, deposited onto ͑001͒ silicon wafers by molecular-beam epitaxy is then used to seed ͕001͖-oriented epitaxial perovskite layers. We illustrate the viability of this approach using PbZr 0. 4 Ti 0.6 O 3 ͑PZT͒ as the ferroelectric layer contacted with conducting perovskite La 0.5 Sr 0.5 CoO 3 ͑LSCO͒ electrodes. An important innovation that further facilitates this approach is the use of a low-temperature ͑450°C͒ sol-gel process to crystallize the entire ferroelectric stack. Both transmission electron microscopy and x-ray diffraction analysis indicate the LSCO/PZT/LSCO/LSTO/Si heterostructures are epitaxial. The electrical response of ferroelectric capacitors ͑for pulse widths down to 1 s͒ measured via the underlying silicon substrate is identical to measurements made using conventional capacitive coupling method, indicating the viability of this approach. There has been an increasing effort to integrate ferroelectric thin films with silicon complementary metal-oxidesemiconductor technology to enable commercially viable, high-density, nonvolatile ferroelectric memories, and other technologies. Among different proposed integration architectures, the stacked architecture with one transistor and one capacitor ͑1T-1C͒ is preferred. 1 In such a memory cell, the drain is contacted to the bottom electrode of the ferroelectric capacitor through a silicon plug that is typically polycrystalline. A diffusion barrier layer is interposed between the bottom oxide electrode and silicon wafer to eliminate the strong propensity for a chemical reaction at the interface during thermal processing of the ferroelectric capacitor. [2] [3] [4] [5] Since these barriers are typically deposited onto a polycrystalline Si plug that contacts the pass transistor, the whole ferroelectric stack is also polycrystalline. While such an approach is quite valuable, it would also be of interest to explore the possibility of growing epitaxial ferroelectric layers, thus ensuring a significantly higher polarization as well as uniform properties over large scales and at small feature sizes. Such an approach is especially important when the ferroelectric grain size is commensurate with that of the lateral dimensions of the storage cell. 6 On another related front, there has been significant progress in the growth of epitaxial oxides on semiconductors. [7] [8] [9] [10] Of specific interest is the development of epitaxial SrTiO 3 ͑STO͒ on silicon for use as an alternative gate dielectric. [11] [12] [13] We have previously demonstrated that this insulating STO layer can be effectively used as a template layer to seed the epitaxial growth of ferroelectric layers. 14 We, therefore, posed this question: Is it possible to chemically alter the STO layer to make it conducting, thereby providing both desiderata simultaneously, namely a conducting barrier and a structural template? This letter reports that this is indeed possible. It is enabled by the fact that a͒ Electronic mail: rr136@umail.umd.edu the resistivity of the STO ͑normally an insulator͒ can be systematically altered through chemical substitution at either the Sr site ͑e.g., by La͒, the Ti site ͑e.g., by Nb͒, or the O site ͑by vacancies͒ to make it conductive. 15 The La x Sr 1Ϫx TiO 3 ͑LSTO͒ layer was deposited onto ͑001͒ Si wafers using a molecular-beam epitaxy approach similar to that reported by McKee et al. 11 This process involves the use of an intermediate silicide layer and alkaline earth oxide formation to enable the transition from silicon to perovskite. Using this process, films with lanthanum content from 0-30 at. % were grown. As an illustrative example, we have used a 27% La substitution with a LSTO layer thickness of 60 nm. La 0.5 Sr 0.5 CoO 3 (70 nm)/PbZr 0.4 Ti 0.6 O 3 (120 nm)/La 0.5 Sr 0.5 CoO 3 ͑70 nm͒ ͑LSCO/PZT/LSCO͒ heterostructures were fabricated on LSTO/Si substrates using a combination of both magnetron sputtering ͑for the LSCO layers͒ and sol-gel ͑for the PZT layer͒. A 100 nm thick aluminum film was first deposited on the back side of the silicon wafer to facilitate ohmic contact for vertical measurements. All three layers were annealed for 1 h each at 450°C in 1 atm of oxygen. The details of the sol-gel processing are reported elsewhere. 16 For comparison, epitaxial LSCO/PZT/ LSCO heterostructures ͑with the same PZT composition and thickness͒ were deposited by pulsed laser deposition ͑PLD͒ on single crystal ͑001͒ STO substrates and by conventional sol-gel at 650°C. For electrical testing, 50 m diameter platinum dots were patterned by standard photolithography followed by a lift off and wet etching. The electrical properties of the capacitors were measured vertically from the back side of the silicon substrate to the top electrode.
A typical -2 x-ray diffraction scan in the vicinity of the 200 and 002 peaks of LSCO/PZT/LSCO is shown in Fig.  1 .
17 In-plane -scans ͑not shown͒ reveal that the films are epitaxial with the expected four-fold symmetry as a consequence of the in-plane orientation locking of the PZT layer with that of the LSTO template layer. A c-axis lattice parameter of 4.04 Å was calculated from the diffraction patterns. In Fig. 1 , we compare the diffraction pattern from this film to those from films grown on ͑001͒ STO substrates by PLD 650°C and by sol gel at 450°C. The film deposited by PLD is epitaxial with a high degree of c-axis orientation; however, the c-axis length is significantly longer ͑4.12 Å͒. Finally, the sol-gel film deposited on STO is highly c-axis oriented with a lattice constant of 4.08 Å.
Transmission electron microscopy ͑TEM͒ characterization of the LSCO/PZT/LSCO/LSTO/Si heterostructure is shown in Fig. 2 . Figure 2͑a͒ is a cross-sectional dark-field TEM image of the heterostructure. Electron diffraction patterns from each of the layers are shown in Figs. 2͑b͒- , was observed between the PZT layer and the underlying LSCO layer. Selected-area electron diffraction ͑SAED͒ studies ͓Figs. 2͑b͒-2͑d͔͒ revealed the epitaxial growth of each layer. A more detailed description of the microstructure and the interfacial chemistry of the heterostructures will be reported elsewhere. 18 We have subjected the capacitors to a variety of stringent electrical tests to probe the performance characteristics of these highly oriented films. The 120 nm thick PZT films exhibit resistivity values of 1 -3ϫ10 10 ⍀ cm at 5 V that do not change appreciably from 1-12 V. The ferroelectric responses under both quasistatic ͑i.e., low-frequency hysteresis loops͒ as well as dynamic ͑i.e., under short pulse testing͒ are shown in Fig. 3 . The remnant polarization ( P r ) and coercive voltage are about 25 C/cm 2 and 1 V, respectively at 5 V. Several comparisons are of interest with respect to the hysteresis loops. First, at 5 V, the loops for the 450°C-processed films are almost the same as that of a capacitor stack processed at 650°C using our conventional sol-gel process. This indicates that the ferroelectric behavior of the PZT layer processed at 450°C is likely to be similar to that of the film processed at 650°C. Second, there is very little difference in the shape, symmetry, and magnitude of the hysteresis loops when measured in either the vertical or horizontal capacitive coupling geometry. This strongly suggests the absence of an insulating interface between the silicon substrate and the LSTO template/barrier layer. Third, typical hysteresis loops from the film deposited by PLD are very rectangular and the remanent polarization is of the order of 50-60 C/cm 2 at 5 V, while those deposited at 450°C show similar square loops, although with a smaller polarization. Figure 3͑b͒ shows the pulse-width dependence of polarization ͓switched ( P*) -nonswitched ( Pˆ)͔. A key point of reference is the value of this pulse polarization at a pulse width of 1 s. The data shows that this is ϳ20 C/cm 2 at 5 V and increases to about 32 C/cm 2 at 1 ms. We note that the pulse-width dependence is almost the same as that of a ferroelectric stack prepared on the same substrate ͑i.e., LSTO/Si͒ using a conventional 650°C sol-gel process as well as the epitaxial films prepared on STO substrates. Also, we observe no difference in the pulse-width dependence when measured via both vertical transport and capacitive coupling. This suggests that there is no significant resistive drop across the LSTO/Si interface, at least for pulse widths down to 1 s. Quantitative fits of the pulse-width dependence for the four samples yield a slope that is essentially the same ͑ϳ4.5 C/cm 2 per decade͒ for all of them. The structural data ͑Figs. 1 and 2͒ coupled with the ferroelectric measurements suggest the following: the lower polarization observed in the epitaxial films on silicon can be traced to two sources, namely the smaller c-axis lattice parameter and the very likely possibility of the formation of a-axis oriented PZT grains. A smaller c-axis lattice parameter translates to a smaller tetragonality (c/aϪ1) and consequently a lower polarization ͓since ( P s ) 2 ϰ(c/aϪ1)͔.
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Our previous results have clearly demonstrated that the use of a conducting perovskite electrode ͑such as LSCO͒ can eliminate polarization fatigue. 3, 4, 20 Figure 4 shows the test capacitors subjected to polarization fatigue testing via bipolar-pulsed cycles of 5 V at 1 MHz. Fatigue for epitaxial film on LSTO/Si at room temperature ͑measured with 1 ms and 1 s pulses͒ and at 100°C, when compared to the performance of the same ferroelectric stack processed at 650°C via conventional sol gel, shows no observable degradation.
In summary, we have demonstrated an epitaxial perovskite template ͑cation-substituted SrTiO 3 ͒ approach that has enabled us to create epitaxial LSCO/PZT/LSCO ferroelectric capacitors at a low temperature of 450°C on silicon substrates. The ferroelectric capacitors exhibit very desirable properties, of particular relevance to nonvolatile memories. The polarization properties of these films, although large enough to be usable in actual memories, are significantly smaller compared to films deposited on STO substrates, presumably as a consequence of the large thermal expansion mismatch between silicon and these perovskites. This mismatch leads to two effects, namely a decrease in the c-axis lattice parameter ͑which is clearly observable by x-ray diffraction͒ as well as the possible formation of a-axis oriented PZT grains, both of which will directly affect the polarization properties. Future work will have to address this rather complicated problem through the use of stress-compensation layers. 
